| Project Statistics |
| PROP_Enable_Message_Filtering=false |
PROP_FitterReportFormat=HTML |
| PROP_LastAppliedGoal=Balanced |
PROP_LastAppliedStrategy=Xilinx Default (unlocked) |
| PROP_ManualCompileOrderImp=false |
PROP_PropSpecInProjFile=Store all values |
| PROP_Simulator=ISim (VHDL/Verilog) |
PROP_SynthTopFile=changed |
| PROP_Top_Level_Module_Type=HDL |
PROP_UseSmartGuide=false |
| PROP_UserConstraintEditorPreference=Text Editor |
PROP_intProjectCreationTimestamp=2016-11-30T16:05:53 |
| PROP_intWbtProjectID=4CFDE3202FBD47F0AE8BBD81A077B924 |
PROP_intWbtProjectIteration=12 |
| PROP_intWorkingDirLocWRTProjDir=Same |
PROP_intWorkingDirUsed=No |
| PROP_AutoTop=true |
PROP_DevFamily=Kintex7 |
| PROP_DevDevice=xc7k160t |
PROP_DevFamilyPMName=kintex7 |
| PROP_DevPackage=ffg676 |
PROP_Synthesis_Tool=XST (VHDL/Verilog) |
| PROP_DevSpeed=-2L |
PROP_PreferredLanguage=Verilog |
| FILE_UCF=1 |
FILE_VERILOG=9 |